

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/728,894	12/08/2003	Herman Kwong	57983.000155	9607
	7590 07/03/2007	EXAM	INER	
Thomas E. Anderson Hunton & Williams LLP			ROSSOSHEK, YELENA	
1900 K Street, N.W. Washington, DC 20006-1109			ART UNIT	PAPER NUMBER
washington, Do	20000-1109	•	2825	
			MAIL DATE	DELIVERY MODE
•		,	07/03/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

8 A E

	Application No.	Applicant(s)
	10/728,894	KWONG ET AL.
Notice of Abandonment	Examiner	Art Unit
	Helen Rossoshek	2825
The MAILING DATE of this communication a		
This application is abandoned in view of:	ppears on the cover sheet with the	oonespondense daaress
Applicant's failure to timely file a proper reply to the Off (a) ☐ A reply was received on (with a Certificate of period for reply (including a total extension of time of)	f Mailing or Transmission dated of month(s)) which expired on _	, which is after the expiration of the
(b) A proposed reply was received on, but it doe		
(A proper reply under 37 CFR 1.113 to a final reject application in condition for allowance; (2) a timely fi Continued Examination (RCE) in compliance with 3	led Notice of Appeal (with appeal fee);	
(c) A reply was received on but it does not cons final rejection. See 37 CFR 1.85(a) and 1.111. (See		empt at a proper reply, to the non-
(d) 🛮 No reply has been received.		
Applicant's failure to timely pay the required issue fee a from the mailing date of the Notice of Allowance (PTOL)	85).	
(a) ☐ The issue fee and publication fee, if applicable, w), which is after the expiration of the statutory Allowance (PTOL-85).		
(b) The submitted fee of \$ is insufficient. A balar	nce of \$ is due.	
The issue fee required by 37 CFR 1.18 is \$. The publication fee, if required by 37	7 CFR 1.18(d), is \$
(c) The issue fee and publication fee, if applicable, has	not been received.	
3. Applicant's failure to timely file corrected drawings as re Allowability (PTO-37).	equired by, and within the three-month	period set in, the Notice of
(a) Proposed corrected drawings were received on after the expiration of the period for reply.	(with a Certificate of Mailing or Tra	nsmission dated), which is
(b) No corrected drawings have been received.		
4. The letter of express abandonment which is signed by the applicants.	the attorney or agent of record, the as	signee of the entire interest, or all of
5. The letter of express abandonment which is signed by 1.34(a)) upon the filing of a continuing application.	an attorney or agent (acting in a repre	sentative capacity under 37 CFR
6. The decision by the Board of Patent Appeals and Inter- of the decision has expired and there are no allowed cl		se the period for seeking court review
7. The reason(s) below:		
Telephone call was made on 06/25/2007 to Thom Application. Mr. Anderson stated that office action on sending out the notice of abandonment and co	mailed on 11/03/2006 was never	
Petitions to revive under 37 CFR 1.137(a) or (b), or requests to with minimize any negative effects on patent term. U.S. Patent and Trademark Office	draw the holding of abandonment under 37	CFR 1.181, should be promptly filed to
	e of Abandonment	Part of Paper No. 20070625



APPLICATION NO. 10/728,894

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.D. Box 1450 Alexandria, Virginia 22313-1450

	www.uspto.gov	
Т	ATTORNEY DOCKET NO.	CONFIRMATION NO.
	57983.000155	9607
ſ	EXAM	INER
٦	ROSSOSHE	C, YELENA

PAPER NUMBER

7590 11/03/2006

FILING DATE

12/08/2003

Thomas E. Anderson Hunton & Williams LLP 1900 K Street, N.W. Washington, DC 20006-1109

2825
DATE MAILED: 11/03/2006

ART UNIT

Please find below and/or attached an Office communication concerning this application or proceeding.

FIRST NAMED INVENTOR

Herman Kwong

Anada, blease send this

of OA. along with the

Abn to Applicant

Manls Jack.

	,			8/
		Application No.	Applicant(s)	
		10/728,894	KWONG ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Helen Rossoshek	2825	
	The MAILING DATE of this communication app	pears on the cover sheet with the c	orrespondence address -	
Period fo		VIO SET TO EVOIDE 2 MONTH!	(C) OD THIDTY (30) DAVE	
WHIC - Exter after - If NO - Failu Any (IORTENED STATUTORY PERIOD FOR REPL' CHEVER IS LONGER, FROM THE MAILING Downsions of time may be available under the provisions of 37 CFR 1.1 SIX (8) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory period or are to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing led patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE	N. nely filed the mailing date of this communication (35 U.S.C. § 133).	
Status				
1)⊠	Responsive to communication(s) filed on <u>05 S</u>	eptember 2006.		
2a)⊠	This action is FINAL . 2b) ☐ This	s action is non-final.		
3)□	Since this application is in condition for allowar			
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.	•
Dispositi	ion of Claims	• •		
4)⊠	Claim(s) 1-18 is/are pending in the application.			
	4a) Of the above claim(s) is/are withdraw	wn from consideration.		•
	Claim(s) is/are allowed.			
-	Claim(s) 1-18 is/are rejected.	•		
	Claim(s) is/are objected to.			
8)[Claim(s) are subject to restriction and/o	r election requirement.		
Applicati	ion Papers			
9)[The specification is objected to by the Examine	er.		
10)	The drawing(s) filed on is/are: a) acce	epted or b) \square objected to by the $\mathfrak k$	Examiner.	
	Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	∍ 37 CFR 1.85(a).	
	Replacement drawing sheet(s) including the correct		•).
11)[The oath or declaration is objected to by the Ex	caminer. Note the attached Office	Action or form PTO-152.	
Priority u	under 35 U.S.C. § 119	•		
a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents	s have been received.		
	3. Copies of the certified copies of the prior application from the International Bureau	rity documents have been receive		
* s	See the attached detailed Office action for a list	` ''	d.	
Attachment	l(s)			
	e of References Cited (PTO-892)	4) Interview Summary		
3) 🔲 Inform	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:		

Application/Control Number: 10/728,894 Page 2

Art Unit: 2825

DETAILED ACTION

1. This office action is in response to the Application 10/728,894 filed 12/08/2003 and amendment filed 09/05/2006.

- 2. Claims 1-18 are pending in the Application. Claims 10-14 have been withdrawn from the consideration as non-elected claims in the previous office action mailed 06/05/2006.
 - 3. Applicants' Remarks have been fully considered and are persuasive.

Claim 10-14, previously withdrawn from consideration as a result of a restriction requirement 03/03/2006, hereby rejoined and fully examined for patentability under 37 CFR 1.104.

Because claims 10-14 previously withdrawn from consideration under 37 CFR 1.142 have been rejoined, the restriction requirement as set forth in the Office action mailed on 03/03/2006 is hereby withdrawn. In view of the withdrawal of the restriction requirement as to the rejoined inventions, applicant(s) are advised that if any claim presented in a continuation or divisional application is anticipated by, or includes all the limitations of, a claim that is allowable in the present application, such claim may be subject to provisional statutory and/or nonstatutory double patenting rejections over the claims of the instant application. Once the restriction requirement is withdrawn, the provisions of 35 U.S.C. 121 are no longer applicable. See *In re Ziegler*, 443 F.2d 1211, 1215, 170 USPQ 129, 131-32 (CCPA 1971). See also MPEP § 804.01.

Application/Control Number: 10/728,894 Page 3

Art Unit: 2825

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1-18 are rejected under 35 U.S.C. 102(b) as being anticipated by Kida et al. (US Patent 5,877,942).

With respect to claim 1 Kida et al. teaches a method for mapping contacts of a programmable logic device (PLD) to contacts of an electronic component in a signal routing device having one or more layers (within improved apparatus for forming circuit card assembly (CCA), wherein printed wiring boards (PWB) with FPGA's and other devices mounted (col. 2, Il.24-25), and wherein PWB having multiple layers of interconnection paths (col. 2, Il.60-62)), the method comprising: assigning a set of one or more contacts of the PLD to one or more respective contacts of the electronic component based at least in part on a pattern of electrically conductive traces routed from respective contacts of the electronic component via one or more channels formed at one or more layers of the signal routing device, the one or more channels being formed by arranging vias for contacts of at least the electronic component in the signal routing device (within FPGA's, which are used for emulating ASIC (col. 1, Il.41-42; Il.57-60) including fabrication of the PWB to provide appropriate interconnection paths for interconnecting input/output pins of the FPGA's to each other or to external input/output devices (col. 1, Il.61-64), wherein PWB having multiple layers of interconnection paths

Art Unit: 2825

(col. 2, II.60-62)); and wherein a set of interconnection paths are formed of terminal areas, traces and vias (col. 4, II.52-53).

With respect to claim 10 Kida et al. teaches a method for mapping contacts of a programmable logic device (PLD) to contacts of an electronic component in a signal routing device having one or more layers (within improved apparatus for forming circuit card assembly (CCA), wherein printed wiring boards (PWB) with FPGA's and other devices mounted (col. 2, II.24-25), and wherein PWB having multiple layers of interconnection paths (col. 2, II.60-62)), the method comprising: determining a first pattern of electrically conductive traces routed from respective contacts of the electronic component via one or more channels formed at one or more layers of the signal routing device (within FPGA's, which are used for emulating ASIC (col. 1, II.41-42; II.57-60) including, and wherein a set of interconnection paths are formed of terminal areas, traces and vias (col. 4, II.52-53)); determining a first contact assignment pattern for one or more contacts for one or more contacts of the PLD based at least in part on the first pattern of electrically conductive traces (within severable traces and with all interconnection paths to or from terminal areas for use with user programmable inputoutput pins of the FPGA routed through at least one pair of vias (col. 4, II.54-60); refining the first pattern of electrically conductive traces based at least in part on the first contact assignment pattern to generate a second pattern of electrically conductive traces routed from the respective contacts of the electronic component via one or more layers of the signal routing device (within re-working the interconnection paths of the PWB (col. 5, II.23-34)); and determining a second contact assignment pattern for one or

Art Unit: 2825

more contacts of the PLD based at least in part on the second pattern of electrically conductive traces (col. 5, II.35-43)); and wherein a set of interconnection paths are formed of terminal areas, traces and vias (col. 4, II.52-53).

With respect to claim 15 Kida et al. teaches a signal routing device having one or more layers (within circuit card assembly (CCA), wherein PWB is mounted with FPGA and other devices (col. 2, II.23-24) and PWB having multiple internal layers of interconnection paths (col. 2, II.60-62)), and further comprising an electronic component having a plurality of contacts (within emulated ASIC or other devices having plurality of input-output pins (col. 1, II.61-63)); a programmable logic device (PLD) having a plurality of contacts (within FPGA having plurality of input-output pins (col. 1, II.62-63); and a plurality of electrically conductive traces connecting contacts of the PLD to respective contacts of the electronic component, the plurality of electrically conductive traces routed from the respective contacts of the electronic component via one or more channels formed at one or more layers of the signal routing device (within FPGA's. which are used for emulating ASIC (col. 1, II.41-42, II.57-60) including fabrication of the PWB to provide appropriate interconnection paths for interconnecting input/output pins of the FPGA's to each other or to external input/output devices (col. 1, II.61-64), wherein PWB having multiple layers of interconnection paths (col. 2, II.60-62); wherein the one or more contacts of the PLD are assigned based at least in part on a pattern formed by the electrically conductive traces routed from the respective contacts of the electronic component via the one or more channels, wherein the one or more channels being formed by arranging vias for contacts of at least the electronic component in the signal

Art Unit: 2825

routing device (within a set of interconnection paths are formed of terminal areas, traces and vias (col. 4, II.52-53)).

With respect to claims 2-9, 11-14 and 16-18 Taylor, teaches:

Claim 2: further comprising the step of forming electrically conductive traces between the set of one or more contacts of the PLD and the respective contacts of the electronic component accordance with the pattern of electrically conductive traces (col. 5, II.52-59);

Claim 3: wherein one or more of the electrically conductive traces are routed to respective contacts of the PLD via one or more channels formed at one or more layers of the signal routing device (within fabrication of the PWB to provide appropriate interconnection paths for interconnecting input/output pins of the FPGA's to each other or to external input/output devices (col. 1, II.61-64), wherein PWB having multiple layers of interconnection paths (col. 2, II.60-62));

Claim 4: further comprising the steps determining first pattern of electrically conductive traces routed from respective contacts of the electronic component via at least one channel of the one or more channels (within FPGA's, which are used for emulating ASIC (col. 1, II.41-42; II.57-60) including, and wherein a set of interconnection paths are formed of terminal areas, traces and vias (col. 4, II.52-53)); determining a contact assignment pattern for one or more contacts of the PLD based at least in part on the first pattern of electrically conductive traces (within severable traces and with all interconnection paths to or from terminal areas for use with user programmable input-output pins of the FPGA routed through at least one pair of vias (col. 4, II.54-60)); and

Art Unit: 2825

refining the first pattern of electrically conductive traces based at least in part on the first contact assignment pattern to generate a second of electrically connective traces routed from the respective contacts of the electronic component via at least one of the one or more channels (within re-working the interconnection paths of the PWB (col. 5, II.23-34));

Claim 5: wherein the one or more contacts of the PLD are assigned to the one or more respective contacts of the electronic component based at least in part on the second pattern of electrically conductive traces (col. 6, II.38-45);

Claim 6: further comprising the step of: assigning one or more contacts of the PLD to one or more respective contacts of a second electronic component of the signal routing device based at least in part on a pattern of electrically conductive traces routed from respective contacts of the second electronic component via one or more channels formed at one or more layers of the signal routing device (col. 6, II.41-48);

Claim 7: further comprising the step of: assigning one or more contacts of a second PLD to one or more respective contacts of the electronic component based at least in part on a second pattern of electrically conductive traces routed from respective contacts of the electronic component via one or more channels formed at one or more layers of the signal routing device (col. 8, II.58-64);

Claims 8 and 16: wherein the one or more contacts of the PLD are assigned to the respective contacts of the electronic component by programming the PLD (col. 6, II.41-45);

Art Unit: 2825

Claims 9, 11, 14 and 17: wherein the electronic component includes one of a group consisting of: a programmable logic device (PLD) and an application specific integrated circuit (ASIC) (col. 1, II.57-60);

Claims 12, 13 as similar limitations of the claims 4 and 5 respectively, including creating contact assignment patterns according to a design change in the FPGA corresponding to the changes in the ASIC design (col. 8, II.60-65);

Claim 18: wherein the electrically connective traces are routed to the respective contacts of the PLD via one or more channels formed at one or more layers of the signal routing device (within fabrication of the PWB to provide appropriate interconnection paths for interconnecting input/output pins of the FPGA's to each other or to external input/output devices (col. 1, II.61-64), wherein PWB having multiple layers of interconnection paths (col. 2, II.60-62)).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Helen Rossoshek whose telephone number is 571-272-1905. The examiner can normally be reached on 7:30-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571-272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2825

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a

USPTO Customer Service Representative or access to the automated information

system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Helen Rossoshek Examiner Art Unit 2825 Page 9

VUTHE SIEK PRIMARY EXAMINER

For Whitmore